



NL8B Block Diagram


01




Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)




PU/PD of CPU




Reserved For buffer reset of PLTRSRIN#




SM_DRAMPST# Topology



XDP PU/PD





Haswell Processor (DDI,eDP,FDI)

(2,5) VCCIOA_OUT
(2,5,37) VCCIO_OUT

04

HDMI

- (17) HDMI_TX2-
- (17) HDMI_TX2+
- (17) HDMI_TX1-
- (17) HDMI_TX1+
- (17) HDMI_TX0-
- (17) HDMI_TX0+
- (17) HDMI_CLK-
- (17) HDMI_CLK+

- C25 DDIB_TXN0
- D25 DDIB_TXP0
- A25 DDIB_TXN1
- B25 DDIB_TXP1
- C24 DDIB_TXN2
- D24 DDIB_TXP2
- A24 DDIB_TXN3
- B24 DDIB_TXP3

- C21 DDIC_TXN0
- D21 DDIC_TXP0
- A21 DDIC_TXN1
- B21 DDIC_TXP1
- C20 DDIC_TXN2
- D20 DDIC_TXP2
- A20 DDIC_TXN3
- B20 DDIC_TXP3

- C16 DDID_TXN2
- D16 DDID_TXP2
- A16 DDID_TXN3
- B16 DDID_TXP3

- C17 DDID_TXN0
- D17 DDID_TXP0
- A17 DDID_TXN1
- B17 DDID_TXP1

- EDP_AUXN
- EDP_AUXP
- EDP_HPD
- EDP_TXN0
- EDP_TXN1
- EDP_TXP0
- EDP_TXP1

- EDP_RCOMP
- EDP_DISP_UTIL

- FDI_TXN0
- FDI_TXP0
- FDI_TXN1
- FDI_TXP1


- F15 EDP_AUXN (15)
- F14 EDP_AUXP (15)
- E14 EDP_HPD_Q


- C14 EDP_TXN0 (15)
- A12 EDP_TXN1 (15)
- D14 EDP_TXP0 (15)
- B12 EDP_TXP1 (15)

- AG6 EDP_RCOMP
- E12 EDP_DISP_UTIL

- C12 FDI_TXN0 (7)
- D12 FDI_TXP0 (7)
- A14 FDI_TXN1 (7)
- B14 FDI_TXP1 (7)

eDP_RCOMP
Trace length < 100 mils
Trace width = 20 mils
Trace spacing = 25 mils





PROJECT : NL8A
Quanta Computer Inc.


Size Custom	Document Number Haswell 3/5 (DDI/eDP)	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 4	of 58

Haswell Processor (POWER)










(2,13,14,34,41)
(6,37,41)
(2,4,37)
(2,10,11,35,40,41)
(2,4)

+1.35V_{SUS}
+VCC_{CORE}
VCCIO_{OUT}
+1.05V
VCCIOA_{OUT}

05




Capacitor	Value	Location
330uF	2	on TOP, 6 on BOT inside socket cavity
22uF	11	on TOP, 5 on BOT inside socket cavity
10uF	10	on TOP, 5 on BOT inside socket cavity



Haswell Processor (GND)

Haswell Processor (CFG,RSVD)



06



Configuration Signals:		
The CFG signals have a default value of '1' if not terminated on the board.		
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training

Lynx Point (DMI, FDI, PM)

Lynx Point (CRT, PCI, DDI CNTL)



[illegible]

(18) ACZ_SYNC_AUDIO

(18,19) ACZ_RSTB_AUDIO

(18) ACZ_SDOUT_AUDIO

(18) ACZ_SDOING

(18) ACZ_SYNC_AUDIO

5V

33K

10K

1M

0B 2N7002K

ACZ_SYNC

ACZ_SYNC_AUDIO

ACZ_RSTB_AUDIO

ACZ_RSTA_AUDIO

ACZ_SDOUT_AUDIO

ACZ_SDOING

JTAG_TCK,JTAG_TMS
Trace Length < 9000mils

R557
"210F_4"

R577
"210F_4"

R310
"210F_4"

R578
"100F_4"

R306
"100F_4"

R322
"100F_4"

R321
"51_4"

PCH-JTAG_TDO_R
"210F_4"

PCH-JTAG_TMS_N
"210F_4"

PCH-JTAG_TMS_M
"210F_4"

PCH-JTAG_TCK_R
"210F_4"

5

Diagram illustrating a 3V battery connected to a CAN bus system. The positive terminal (+3V) is connected to the CAN_H line. The CAN_L line is connected to ground. The CAN_TX and CAN_RX lines are connected to a 120-ohm termination resistor. The CAN_TX line is also connected to a 120-ohm termination resistor. The CAN_RX line is also connected to a 120-ohm termination resistor. The CAN_TX and CAN_RX lines are connected to a 120-ohm termination resistor.

[illegible]

2

+3V_S5

R272 10K SMBALRT#

R287 10K PCH_TEMP_ALERT#

R588 2.2K SMB_PCH_CLK

R627 2.2K SMB_PCH_DAT

R270 499 Ohm SMB_MCU_CLK

R271 499 Ohm SMB_MCU_DAT

R516 2.2K SMB_MEN_CLK




R509 2.2K SMB_MEN_DAT

R296 1K DRAMRST_CNTRL_PCH

Normal Mode -> 2.2K ohm
Fast Mode -> 499 ohm



OC Pin	PCH Mapping
OC#0	Port0&1
OC#1	Port2&3
OC#2	Port4&5
OC#3	Port6&7
OC#4	Port8&9
OC#5	Port10&11
OC#6	Port12&13
OC#7	Floater OC#



Lynx Point (GPIO,CPU/MISC,NCTF)

(2,7,8,9,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,39,41,43,47)
(2,5,11,35,40,41)
(2,7,8,9,11,20,23,28,30,33,36,37,39,40,45,51)

+3V
+1.05V
+3V_S5


10

BOARD ID SETTING

EC-D-01


EC-E-01

PCH GPIO PU/PD



EC-B-02


PCH MISC PU/PD



GPIO35	BOARD_ID0	BOARD_ID1	BOARD_ID2	NLx
1	0	0	0	SDV
1	0	0	1	SIV
1	0	1	0	SIT
1	0	1	1	SVT
1	1	0	0	SOVP
1	1	0	1	NL8B SDV
1	1	1	0	NL8B SIT
1	1	1	1	NL8B MV
0	0	0	0	NL9 SDV
0	0	0	1	NL9 MV
0	0	1	0	
0	0	1	1	


NL8 GPU GX/GT Select setting

	GX	GT
Stuff	Ra (Hi)	Rb (Lo)



NL8 GPU N16P/N16E Select setting

GPIO16	N16P	N16E
Stuff	Ra (Hi)	Rb (Lo)



BIOS RECOVERY

0 = Enable
1 = Disable



Swap GPIO

0 = SGPIO
1 = Default




MFG TEST




SV Detect

0 = SV Detect
1 = Default







BIOS_RESP

0 = BIOS RESP
1 = Default



PROJECT : NL8A
Quanta Computer Inc.



Size Custom	Document Number LPT 4/6 (GPIO/MISC)	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 10 of 58	




Lynx Point (GND)

Lynx Point (GND)

12





DDR_STD(DDR)



M_B_DQ60
M_B_DQ62
M_B_DQ63
M_B_DQ66
M_B_DQ67
M_B_DQ68
M_B_DQ69


www.aitech1.ru



Place these Caps near SO-Dimm1






+1.35VSUS








Back light




GFX_PWR_SRC




CAMERA VCC Control


+CAM_VCC
 Max Current : 800mA







CAMERA/DMIC CONN




FOR ESD












The diagram shows a schematic of HDMI signal lines. On the left, there are eight signal lines labeled: HDMI_TX2+_C, HDMI_TX2-_C, HDMI_TX1+_C, HDMI_TX1-_C, HDMI_TX0+_C, HDMI_TX0-_C, HDMI_CLK+_C, and HDMI_CLK-_C. Each signal line is connected to a termination resistor (R11, R12, R13, and R14) which is connected to a common ground. The resistors are labeled with their values: R11 150F_4, R12 150F_4, R13 150F_4, and R14 150F_4. On the right, a common ground connection is shown, labeled HDMIC_5V, connected to a 220P50V/X7R capacitor (EC28) which is also connected to ground.







R364	R363	R373	R372	Gain(Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB














 PROJECT : NL8A Quanta Computer Inc.		
Size Custom	Document Number SATA HDD	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 21 of 58	



Mini PCIe Wifi/BT connector



PROJECT : NL8A Quanta Computer Inc.			
Size Custom	Document Number Wifi/BT MiniPCIE	Rev 3B	
Date: Wednesday, January 14, 2015	Sheet 23	of 58	




(25,30,31,33,34,35,36,37,38,39,40,41,42,51)


5V_S5


USB3PWR

For ESD




EC-A-17

 PROJECT : NL8A Quanta Computer Inc.			
Size Custom	Document Number USB3.0 X3	Rev 3B	
Date: Wednesday, January 14, 2015	Sheet 24	of 58	



USB Charger 2.0 Port



RILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:


1. ILIM_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used

If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM LO < 80.6 kΩ.

The following equation programs the typical current limit:

(1)
RILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.




$$I_{OS_typ}(mA) = \frac{50,500}{(R_{ILIM_xx}(k\Omega) + 0.1)}$$






PROJECT : NL8A
Quanta Computer Inc.

Size Custom	Document Number USB2.0 X1/FUNCTION B	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 25 of 58	

Thermal Sensor




Thermal Sensor



*Reserved the circuit to isolate the ALERT# / T_CRIT# pin for power-on T_CRIT temperature strapping.

it is to avoid abnormal operation when power on within 100ms
For HW strap pin setting HW Shut-down Temp. 109 °C


R853 0.4 S PLTRST# (2,7,20,23,25,43)




```
ALERT# /T_CRIT#
Pull-up Resistor
```

	Ra				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
Rb					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C



T_CRIT temperature strapping point








For EMI


MY15	C449	220P/50V/X7R_4	C447	220P/50V/X7R_4	MY13
MY10	C444	220P/50V/X7R_4	C446	220P/50V/X7R_4	MY12
MY11	C445	220P/50V/X7R_4	C456	220P/50V/X7R_4	MY3
MY14	C448	220P/50V/X7R_4	C438	220P/50V/X7R_4	MY6
MX0	C453	220P/50V/X7R_4	C454	220P/50V/X7R_4	MX1
MY1	C451	220P/50V/X7R_4	C440	220P/50V/X7R_4	MX7
MY5	C435	220P/50V/X7R_4	C439	220P/50V/X7R_4	MX6
MX3	C457	220P/50V/X7R_4	C443	220P/50V/X7R_4	MY9
MX2	C455	220P/50V/X7R_4	C442	220P/50V/X7R_4	MY8
MY0	C450	220P/50V/X7R_4	C441	220P/50V/X7R_4	MY7
MX5	C437	220P/50V/X7R_4	C434	220P/50V/X7R_4	MY4
MX4	C436	220P/50V/X7R_4	C452	220P/50V/X7R_4	MY2




KB Backlit




Power board for NL8



LED CONN



Power board for NL9




(8,16,17,18,19,21,26,28,30,38,39,41)
(15,30,31,32,33,34,35,37) +5V
+VIN




































CPU BRACKET

INTEL-CPU-BKT3




H3
*INTEL-CPU-BKT3




H37
*h-c83d83n



EMI



ESD




www.aitech1.ru





PROJECT : NL8A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HOLE	3B
Date:	Wednesday, January 14, 2015	Sheet 29 of 58











+1.35VSUS

Rds(on) 3.8m ohm(max)




B

(24,25,30,31,33,34,35,37,38,39,40,41,42,51) +5V_S5
 (2,7,8,9,10,11,20,23,28,30,33,37,39,40,45,51) +3V_S5
 (7,8,9,11,17,18,23,41) +1.5V





+1.5V
Peak :20mA





PROJECT : NL8A
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.5V (RT9025)	3B
Date:	Wednesday, January 14, 2015	Sheet 36 of 58









PROJECT : NL8A
Quanta Computer Inc.


Size Custom	Document Number Load switch	Rev 3B
Date:	Wednesday, January 14, 2015	Sheet 39 of 58

(24,25,30,31,33,34,35,36,37,38,39,41,42,51) +5V_S5
 (33,39) +15V_ALW
 (2,7,8,9,10,11,20,23,28,30,33,36,37,39,45,51) +3V_S5
 (31,42,43,45,46,47) +3V_GPU
 (2,5,10,11,35,41) +1.05V
 (42,43,46,47) +1.05V_GPU




 PROJECT : NL8A Quanta Computer Inc.		Size	Document Number	Rev
		Custom	DIS Load switch	3B
Date:	Wednesday, January 14, 2015	Sheet	40	of 58


DISCHARGE



(8,16,17,18,19,21,26,28,29,30,38,39)	+5V
(2,7,8,9,10,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,39,43,47)	+3V
(2,5,10,11,35,40)	+1.05V
(13,14,34)	+0.65V_DDR_VTT
(7,8,9,11,17,18,23,36)	+1.5V
(2,5,13,14,34)	+1.35VSUS
(24,25,30,31,33,34,35,36,37,38,39,40,42,51)	+5V_S5
(5,6,37)	+VCC_CORE
(20)	LANVCC




www.altech1.ru


 PROJECT : NL8A Quanta Computer Inc.			
Size Custom	Document Number Discharge	Rev 3B	
Date: Wednesday, January 14, 2015	Sheet 41 of 58		


Discrete only

(31,40,43,45,46,47) +3V_GPU
(38,46,47) +VGACORE
(40,43,46,47) +1.05V_GPU
(31,43,44,46,47,48,49,50) +1.35V_GPU
(43,45,46,47) +3V_MAIN_GPU

42



		PROJECT : NL8A	
		Quanta Computer Inc.	
Size Custom	Document Number Discrete Discharge		Rev 38
Date: Wednesday, January 14, 2015	Sheet 42	of 58	Rev 38






Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 15-3 and Table 15-4 contain mapping tables for the Multi-Level Strapping Modes.

N15E-GX/GT GDDR5 MEMORY RVL

NI2024A recommends the following GDDR5s for use in conjunction with notebook designs using N15E-GX/GT CPU. Note: For N15E-GX/GT, the maximum allowable memory row temperature is 115 °C, as these are our highest and flagship CPUs.

Table 12. N15E-GX/GT GDDR5 Recommended Memories

Memory Type	FB/IOV/ FB/IOV2	Memory Density	Vendor	Manufacturer Part Number	Die Revision	Speed	Memory Speed (x16)	Memory Data Rate (x16)	Status
GDDR5	1.35V/ 1.35V	128MiB	Samsung	HY5DS51232PD-F102	D-04	D-07	2000	N/A	Production candidate
				HY5DS51232PD-F102	A-04	B-02	2000	N/A	Production candidate
				HY5DS51232PD-F102	C-04	D-07	2000	N/A	Production candidate
				HY5DS51232PD-F102	E-04	D-07	2000	N/A	Production candidate

256K x16	W50C4124MFR-T2C	AKD5P07W06
256K x16	X4041325FC-BC03	AKD5P0D7500

For Gen3 use

Default: GDDR5 Hynix 2G VRAM (for NLE)


Memory Size	Vendor	Part Number	Mem. P/N	ROM_S1	10K PD
128M x 16	Hynix (1.35V)	AKD5P07W06	W50C4124MFR-T2C	0001 (0x1)	10K PD
256M x 16	Hynix (1.35V)	AKD5P0D7500	X4041325FC-BC03	0010 (0x2)	15K PD
128M x 16	Hynix (1.35V)	AKD5P07W06	W50C4124MFR-T2C	0000 (0x0)	4.99K PD
256M x 16	Hynix (1.35V)	AKD5P0D7500	X4041325FC-BC03	0011 (0x3)	20K PD
128M x 16	Hynix (1.35V)	AKD5P07W06	W50C4124MFR-T2C	0001 (0x1)	30.1K PD


Table 1. N15E-GX / -GT GC6 Pin Assignment

GPIO/ Power Rail	GC6 1.0 Control Signal	GC6 2.0 Control Signal ¹
GPIO1	FB_CLAMP_MON	GC6_FB_EN
GPIO2	FB_CLAMP_TGL_REQ	GPU_EVENTIF
GPIO4	Reserved	3V3_MAIN_EN
GPIO23	Reserved	GPU_PEX_RST_HOLDP
CEC	HC	5V5_PEX_RST_HOLDP
PEX_PUL_HYD0	VDD033	3V3_AON
PEX_SYND_3V3	VDD033	3V3_AON
3V3MISC	VDD033	3V3_AON








Note:

1. All GPIO, GCA/B/C/S, DAC/H/Y-SYNC, PCM Reset, CLKREQ, XTAL, and TAG signals, when pulled-up, should be connected to the 3V3_AON power rail for GC6 2.0.





EC-B-04





(2,7,8,9,10,11,13,14,15,16,17,18,19,20,22,25,26,27,28,30,38,39,41,43)

+3V
(42,43,45,46) +3V_MAIN_GPU
(31,40,42,43,45,46) +3V_GPU
(38,42,46) +VGACORE
(31,42,43,44,46,48,49,50) +1.35V_GPU
(40,42,43,46) +1.05V_GPU



EC-D-07



for meet Power down sequence for +3V GFX



PROJECT : NL8A			
Quanta Computer Inc.			
Size	Document Number	Rev	
Custom	N15E-GT-5/9	3B	
Date:	Wednesday, January 14, 2015	Sheet	47 of 58

(43) VMA_DQ[63:0] VMA_DQ[63:0]
(43) FBA_CMD[15:0] FBA_CMD[15:0]
(43) FBA_DB[7:0] FBA_DB[7:0]
(43) FBA_EDC[7:0] FBA_EDC[7:0]

CHANNEL A: 2G/4G GDDR5

Channel 1

Channel 1

(31,42,43,44,47,49,50) +1.35V_GPU

48

Channel 0
<0~31>

Channel 0
<0~31>

Channel 1
<32~63>

Channel 1
<32~63>

MF=0 Non-mirrored

MF=1 Mirrored

MF=0 Non-mirrored

MF=1 Mirrored

QD16~23

QD8~15

QD48~55

QD40~47

QD0~7

QD24~31


QD32~39

QD56~63

Table 7-5. GDDR5 Mode F Mapping

G83-256	Channel 0 0..31	G83-256	Channel 1 32..63
CM00	CAS*	CM06	CAS*
CM01	CKE	CM07	CKE
CM02	RST*	CM08	RST*
CM03	RAS*	CM09	RAS*
CM04	A1_A9	CM10	A1_A9
CM05	A0_A10	CM11	A0_A10
CM06	A12_RFU	CM12	A12_RFU
CM07	AB*	CM13	AB*
CM08	A6_A11	CM14	A6_A11
CM09	A7_A8	CM15	A7_A8
CM10	WE*	CM16	WE*
CM11	A5_BA1	CM17	A5_BA1
CM12	A4_BA2	CM18	A4_BA2
CM13	A2_BA0	CM19	A2_BA0
CM14	A3_BA3	CM20	A3_BA3
CM15	CS*	CM21	CS*

Notes:
1. GPU debug pins not connected to DRAM. See section 7.1.13.



(44) VMB_DQ63[0] VMB_DQ63[0]
(44) FBB_CMD3[10] FBB_CMD3[10]
(44) FBB_DBI7[0] FBB_DBI7[0]
(44) FBB_EDC7[0] FBB_EDC7[0]

Channel 0
<0-31>

MF=0 Non-mirrored

Channel 0
<32-63>

MF=1 Mirrored

Channel 1
<0-31>

MF=0 Non-mirrored

Channel 1
<32-63>

MF=1 Mirrored

QD16~23

QD8~15

QD48~55

QD40~47

QD0~7

QD24~31





QD32~39


QD56~63


Table 7-5. GDDR5 Mode F Mapping

G83-256	Channel 0 0..31	G83-256	Channel 1 32..63
CM0	CAS*	CM16	CAS*
CM1	CKE	CM17	CKE
CM2	RST*	CM18	RST*
CM3	RA*	CM19	RA*
CM4	A1_A9	CM20	A1_A9
CM5	A0_A10	CM21	A0_A10
CM6	A12_RFU	CM22	A12_RFU
CM7	AB*	CM23	AB*
CM8	A6_A11	CM24	A6_A11
CM9	A7_A8	CM25	A7_A8
CM10	WE*	CM26	WE*
CM11	A5_BA1	CM27	A5_BA1
CM12	A4_BA2	CM28	A4_BA2
CM13	A2_BA0	CM29	A2_BA0
CM14	A3_BA3	CM30	A3_BA3
CM15	CS*	CM31	CS*

Notes:
1. GPU debug pins; not connected to DRAM. See section 7.1.13.







Power rail	State in GC6
3V3_AON	On
3V3_MAIN	Off
PEX_1.05V	Off
NVDD	Off
FBVDD/Q	On


www.aitech1.ru

2013	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-A-01	21	02/19	CN20	HDD pin define change.
	EC-A-02	26	02/19	Q67	change to Q66A(delete Q67).
	EC-A-03	28	02/19	R881,R882,R883	add for current limit
	EC-A-04	18,19	02/19	C1058,C1059,C458,R884,C1060	co-lay line and mono-out for subwoofer
	EC-A-05	19	02/20	U21	change to AND GATE
	EC-A-06	11	02/20	L5	depop
	EC-A-07	7	02/20	R862,R863,R536,R548	R862,R863,R536,R548 change to 8.2K
	EC-A-08	18	02/20	Q47	Q47 chnage to BAM34090009 for SPDIF LED always tune on issue
	EC-A-09	7	02/20	R602	R602 change to 1K to follow CRB
	EC-A-10	8	02/20	R526	POP
	EC-A-11	48	02/21	R885	reserve 10K for GC6_FB_EN
	EC-A-12	48	02/21	R886	reserve R886 for GC6 2.0 GPU_EVENT need pull up to 3V3_AON
	EC-A-13	46	02/21	R887	reserve R887 for GC6 2.0 SYS_PEX_RST_MON# need pull up to 3V3_AON
	EC-A-14	7,27	02/24	R880	change R880 to 100K pull low and GFXON change from EC to PCH(for GC6 2.0)
	EC-A-15	48	02/26	R888,R889	reserve to follow DG but CRB pull low
	EC-A-16	28	02/27	R874	change net form KB_LIGHT to KB_LIGHT_P due to same net name as EC control
	EC-A-17	24,25	02/27		change U3B(real side) form MB to FB
	EC-A-18	9	02/27	R598	add CLKREQ# for card reader and R598 change to pull up
	EC-A-19	54	02/27		change power rail
	EC-A-20	28	03/04		move LID function to PWR/B

SDV~SIV

A

2014 SIT~SVT	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-C-01	27	05/19	SW1	remove form SVT stage
	EC-C-02	15	05/19		CCD pin define change
	EC-C-03	22	05/19	CN8,CN18	pin43 change to NA
	EC-C-04	19	05/22	R943,R944	reserve for POP noise
	EC-C-05	48	05/28	R669,R670	remove for MIO interface no support
www.aitech1.ru					

		PROJECT : NL8A	
		Quanta Computer Inc.	
Size Custom	Document Number EC list-3		Rev 3B
Date: Wednesday, January 14, 2015	Sheet	54	of 58

SIT~SVT

2014

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-D-01	09,10	9/16	R870,R871;R538,R539,R575,R594,R554,R562	GC6 2.0;board ID;
EC-D-02	43	9/15	R887	reserve for GPIO pull up +3V_GPU(GC6 2.0)
EC-D-03	45	9/15	DACA_VDD, R945	reserve for N16E add +3V_MAIN_GPU pin(thermal detect)
EC-D-04	45	9/15	R824, R825 (short)	+3V-GPU change to +3V_MAIN_GPU (GC6 2.0)
EC-D-05	45	9/15	GFx_SCL, GFx_SDA	+3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-06	45	9/15	R840, R841, R885	reserve to GC6 2.0
EC-D-07	45, 47	9/15	R833, R480	reserve to GC6 2.0; pull up +3V GPU
EC-D-08	43, 45	9/15	R834, R844	reserve to GC6 2.0; pull up +3V GPU
EC-D-09	45	9/15	R869	+3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-10	46	9/15	VDD33, 3V3MISC	+3V-GPU change to +3V_MAIN_GPU; +3V_MAIN_GPU change to +3V_GPU (GC6 2.0)
EC-D-11	47	9/15,9/17	C621	+3V_GPU change to +3V; change back +3V_GPU
EC-D-12	43, 45	9/15	R650,R652,U44,C760,R687,R875,Q71,R691,Q51	reserve to GC6 2.0
EC-D-13	43	9/15	L39	+3V-GPU change to +3V_MAIN_GPU (GC6 2.0)
EC-D-14	40	9/15	PR244, PR247	GFxON change to 3V_MAIN_PWGD (GC6 2.0)
EC-D-15	51	9/15	R798, R799, R801, Q62, Q63	GC6 feature remove
EC-D-16	45	9/15	R676	change to 49.9K
EC-D-17	45	9/15	R864,Q69,R886, R865,R831,R832	reserve to FB_CLAMP_TGL_REQ#_R(GC6 2.0)
EC-D-18	45	9/16	R667,R668,R868,R869	multi-level mode strapping




PROJECT : NL8A
Quanta Computer Inc.

Size Custom	Document Number EC list-3	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 55 of 58	

2014 SIT~SVT	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-D-19	43	9/17	U43,U44	+3V_GPU change to +3V(Nelson)
	EC-D-20	45	9/17	Q52 pin5	+3V_GPU change to +3V_MAIN_GPU(Nelson)
	EC-D-20	38	9/17	PR245,PR246	GFXON change to +3V_MAIN_PWGD
	EC-D-21	31, 42	9/17	PR266,PR283	GC6_FB_EN derive 1.35_GPU
	EC-D-22	27, 46	9/17	R866, R700	FB_CLAMP discable
	EC-D-23	5,7,11	9/18	R946, R947, R948, C1084	Haswell & Broadwell Compatibility Considerations
	EC-D-24	7	9/18	R338	Haswell & Broadwell Compatibility Considerations
	EC-D-25	46	10/06	C764, C765	VID_PLLVDD power rail filtering combined form Albert

www.aitech1.ru

		PROJECT : NL8A	
		Quanta Computer Inc.	
Size Custom	Document Number EC list-3		Rev 3B
Date: Wednesday, January 14, 2015		Sheet 56	of 58

2014 SIT~MV	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
	EC-E-01	10	11/12	R949	Add GPIO35 for board ID
	EC-E-02	27,28	11/12	CN31,R950,R951	Add Breathe LED function
	EC-E-03	42,47	11/12	PQ57,PR286	Add +3V_MAIN_GPU discharger circuite
		29	11/18	H34	GND pad remove for new 4 pin connector
	EC-E-04	28	11/19	C1085,C1086,C1087,C1088	Add Breathe LED function EMI ESD part

www.aitech1.ru



PROJECT : NL8A
Quanta Computer Inc.

Size Custom	Document Number EC list-3	Rev 3B
Date: Wednesday, January 14, 2015	Sheet 57 of 58	

